Key Features
- Loongson instruction set architecture (LoongArch? )
- Measured single-core in SPEC CPU 2006 Base result over 26
- Measured memory bandwidth over 25 GB/s with DDR4-3200 interface
- Unified ecosystem compatibility: real-time binary translation supports of applications from different ISAs
- Fine-grained power management: Built-in power control core for dynamic voltage and frequency scaling
2.3GHz–2.5GHz
160GFLOPS
based on LoongArch; supporting 128/256-bit vector instructions; 4-issue out-of-order execution; 4 fixed-point units, 2 vector units, and 2 memory access units
Each processor core contains a 64KB private L1 instruction cache and a 64KB private L1 data cache. Each processor core contains a 256KB private L2 cache. All processor cores share a 16MB L3 cache.
Two 72-bit DDR4-3200 controllers; supporting ECC
two HyperTransport 3.0 controllers; supporting CC-NUMA
1 SPI, 1 UART, 2 I2Cs, and 16 GPIO interfaces
supporting dynamic shutdown of the clocks of main modules; supporting dynamic frequency scaling in main clock domains; supporting dynamic voltage scaling in main voltage domains
35W@2.5GHz